Optimizing Dynamic Logic Realizations For Partial Reconfiguration Of Field Programmable Gate Arrays