Navigating Heterogeneity and Scalability in Modern Chip Design