ASIC implementation of 64 bit RISC-V based crypto core